| Course Type | Elective Course |
|---|
| Course Level | Bachelor's Degree |
|---|
| Year of Study | - |
|---|
| Semester | - |
|---|
| ECTS | 5 |
|---|
| Name of Lecturer(s) |
- |
| Learning Outcomes |
At the end of this course, the students;
- Students will have basic knowledge about integrated circuit technology and the basic manufacturing steps of the CMOS process.
- Students will be able to use industrial commercial circuit simulation and design tool.
- Students will be able to understand the basic electrical properties of MOS circuits.
- Students will be able to design logic gates and create their layouts.
- Students will be able to understand parasitic effects.
- Students will be able to create hierarchical designs.
- Students will be able to design computational elements.
- Students will be able to design memory elements and design correct clock distribution networks.
- Students will be able to create basic digital circuits with HDL.
- Students will be able to design for testability.
|
| Mode of Delivery | Face to face |
|---|
| Prerequisites | No |
|---|
| Recommended Optional Programme Components | |
|---|
| Course Description | Design methods of Very Large Scale Integrated Circuits (VLSI). Design verification and testing methods. Architectures of adders, multipliers, counters, ALU, memories and finite-state machines. Synchronization, meta-stability, PLL and DLL circuits. Integrated circuit design with programmable logic gates (CPLD, FPGA, FPLD). Introduction to hardware description language: VHDL. Practicing with the IC design and implementation using VHDL. |
|---|
| Course Contents |
| WEEK |
TOPICS |
|
1st Week |
Introduction to Integrated Circuit (IC) Technology, after a general information about its types, history and trends Introduction to Integrated Circuit Design. |
|
2nd Week |
Importance of Design Methodology in Integrated Circuit Design (Design Methodology and Level of Abstraction, Gajski Y Graph) |
|
3rd Week |
Integrated Circuit Design Criteria: MOSFET Transistors, Connections, Resistors, Capacitance and Inductors |
|
4th Week |
Learning CMOS Production techniques and informing about the clean area where production is carried out, emphasizing the importance of the CMOS technology to be used and the necessary limits for the compatibility of design and production. |
|
5th Week |
CMOS VLSI Techniques for Digital Circuits (Inverter, NAND, NOR Gates) |
|
6th Week |
Scaling, patterning technologies, introducing Electric VLSI and SPICE programs and designing layouts at transistor level. DeMorgan?s Theorem & Stick Diagrams |
|
7th Week |
Features and Performance Criteria of CMOS VLSI Digital Circuits (Power, Speed, Noise, Testing and Reliability)Tutorials for: 1) How to construct layout and how to make a simulation of a resistive voltage divider.2) Standard cell design,Layout and simulating the IV curves of PMOS and NMOS devices |
|
8th Week |
Midterm Exam |
|
9th Week |
Design of CMOS VLSI Dynamic Logic Circuits (Combiner, Multiplexer, Latch Circuits and Memory Cell Design) |
|
10th Week |
Design of CMOS VLSI Advanced Logic Circuits (ALU, PLA, CLA, ASIC) |
|
11th Week |
Frequency Responses, Noise and Filter Circuits, Oscillators and Modulators |
|
12th Week |
Data Converters (Analog/Digital, Digital/Analog Converters) |
|
13th Week |
Project Presentations |
|
14th Week |
Project Presentations, MEMS Integration, Packaging, Cleanroom laboratory tour |
|
| Recommended or Required Reading | * J. M. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective", 2e Prentice Hall, International Edition, 2003;
* R. J. Baker, H. W. Li, D. E. Boyce, "CMOS Circuit Design, Layout, and Simulation", IEEE Press, 1998.
* N. H. E. Weste, K. Eshraghian, "Principles of CMOS VLSI Design", 2e Addison-Wesley, 1994.
|
|---|
| Planned Learning Activities and Teaching Methods |
- Lecture
- Questions/Answers
- Practice
|
|---|
| Assessment Methods and Criteria |
|
Quantity |
Percentage (%) |
| Mid-term |
1 |
30 |
| Assignment |
1 |
30 |
| Project |
1 |
40 |
| Total(%) |
|
100 |
| Contribution of In-term Studies to Overall Grade(%) |
|
100 |
| Contribution of Final Examination to Overall Grade(%) |
|
0 |
| Total(%) |
|
100 |
|
| Language of Instruction | English |
|---|
| Work Placement(s) | No |
|---|
